Hardware Drivers & HAL

Bus Interfaces (AXI4/APB)

The Tashkian Hardware Abstraction Layer (HAL) and standard bus interfaces enable seamless integration into RISC-V, ARM, and x86 SoC architectures.

‍

Base URL

Standard memory-mapped bus interfaces comply with AMBA AXI4 (128-bit) for high-speed streaming DMA and AMBA APB (32-bit) for lightweight control and configuration.

Register Map Base Offset: 0x4000_0000 (Configurable Memory-Mapped Offset)

‍

Authentication

Access control is hardware-enforced via secure privilege levels (User, Supervisor, Machine) and hardware security domains, isolating crypto cores from unprivileged host software.

1. Bearer Token: Pass your key asBearer <key>in theAuthorizationheader. Recommended for all server-side calls.

2. Query Param: Append?api_key=<key>to the URL. Only for testing — never use in production or client-side code.